UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	. FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/747,601	12/29/2003	Dong Yeal Keum	SUN-DA-128T	6479
23557 S A L LW A N C H	7590 09/19/2007 IK LLOYD & SALIWANC	EXAMINER		
A PROFESSIONAL ASSOCIATION PO BOX 142950 GAINESVILLE, FL 32614-2950			JEFFERSON, QUOVAUNDA	
			ART UNIT	PAPER NUMBER
G	-,		2823	
			MAIL DATE	DELIVERY MODE
			09/19/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/747,601	KEUM, DONG YEAL			
Office Action Summary	Examiner	Art Unit			
	Quovaunda Jefferson	2823			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period in Failure to reply within the set or extended period for reply will, by statute any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from a, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. ED (35 U.S.C. § 133).			
Status					
3) Since this application is in condition for allowa	s action is non-final. nce except for formal matters, pro				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) Claim(s) 1 and 2 is/are pending in the applicate 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed.  6) Claim(s) 1 and 2 is/are rejected.  7) Claim(s) is/are objected to.  8) Claim(s) are subject to restriction and/or	wn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acc Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	cepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	ee 37 CFR 1.85(a). ojected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documen  2. Certified copies of the priority documen  3. Copies of the certified copies of the priority documen application from the International Burea  * See the attached detailed Office action for a list	ts have been received. ts have been received in Applicat prity documents have been receiv nu (PCT Rule 17.2(a)).	tion No red in this National Stage			
Attachment(s)  1) Notice of References Cited (PTO-892)	4) ☐ Interview Summar	v (PTO-413\			
2) Notice of References Cited (PTO-892)  Notice of Draftsperson's Patent Drawing Review (PTO-948)  Information Disclosure Statement(s) (PTO/SB/08)  Paper No(s)/Mail Date	Paper No(s)/Mail D 5) Notice of Informal C 6) Other:	Pate			

Application/Control Number: 10/747,601

Art Unit: 2823

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1 and 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Oda, US Patent 5,472,890, in view of and Kakimoto et al, US Patent 5,166,087 (as cited in previous Office Action).

Regarding claim 1, Oda a method for fabricating a transistor comprising of forming a gate electrode **104** on a semiconductor substrate (figure 1a), forming a first preliminary source/drain region and a pocket junction **105a,b** through a first ion implantation process using the gate electrode as a mask, the pocket junction being formed under the preliminary source/drain region (figure 1a), forming a first oxide layer **126** on the substrate including the gate electrode (figure 1a), forming a nitride layer **126** on the first oxide layer (figure 1a), forming a second oxide layer **106** over the nitride layer (figure 1b), forming spacers **106** on sidewalls of the gate electrode (figure 1d), forming a second preliminary source/drain region **107a,b** through a second ion

Application/Control Number: 10/747,601

Art Unit: 2823

implantation process using the spacers as a mask (figure 6), and removing the nitride layer and the first oxide layer on the surface of the substrate after forming the second preliminary source/drain region through the second ion implantation process using the spacers as mask (to form contact to the source/drain region 107a, b. Figure 1F).

Oda fails to teach diffusing substantially all of the implanted ions in a horizontal direction of the substrate by performing a thermal treatment process for the resulting substrate.

Kakimoto teaches diffusing substantially all of the implanted ions in a horizontal direction of the substrate by performing a thermal treatment process for the resulting substrate (column 2, lines 41-44) by teaching the performance of an annealing process, which not only diffused ion implantations performed in the substrate, the annealing process is also performed to recrystallize damage to the substrate during the ion implantation process

It would be obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Kakimoto with that of Oda because an annealing process diffuses ions implanted into the substrate and recrystallizes damage to the substrate during the ion implantation process

Art Unit: 2823

Regarding claim 2, Kakimoto teaches performing a thermal treatment process prior to the removal of the nitride layer and the first oxide layer (column 2, lines 41-44 and figure 8g).

## Response to Arguments

Applicant's arguments with respect to claims 1 and 2 have been considered but are most in view of the new ground(s) of rejection.

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quovaunda Jefferson whose telephone number is 571-272-5051. The examiner can normally be reached on Monday through Friday, 7AM to 3:30PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2823

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Ø\7

FERNANDO L. TOLEDO PRIMARY PATENT EXAMINER